



TOC




01	-----	PMOD, BTN, SWTNs
02	-----	Leds
03	-----	ChipKIT IO
04	-----	FPGA BANKS
05	-----	CONFIG SPI FLASH
06	-----	FPGA POWER
07	-----	ETHERNET
08	-----	DDR3
09	-----	USB PROG/UART
10	-----	POWER REGULATION
11	-----	POWER REGULATION V2
12	-----	LCD + 7 SEGMENTS


Title		
TOC		
Size	Document Number	Rev
A	Arty A7	1
Date: Tuesday, April 21, 2026		
Sheet 1 of 14		










Title		
BLOCK DIAGRAM		
Size	Document Number	Rev
A	Arty A7	1
Date:	Tuesday, April 21, 2026	Sheet 2 of 14















Title			DDR3
Size			Document Number
C			Anty A7
Date	Wednesday, April 28, 2020	Sheet	7 of 14




Title POWER REGULATION			
Size C	Document Number Arty A7	Rev 1	
Date:	Saturday, April 25, 2026	Sheet	9 of 14














+5V



Title		
LCD + 7 SEGMENTS		
Size	Document Number	Rev
C	Anty A7	1
Date	Monday, May 11, 2020	Sheet 11 of 14





Title		
LEDs		
Size	Document Number	Rev
C	Anty A7	1
Date	Sunday, May 03, 2020	Sheet 13 of 14

headers, senales de CK y CK diferenciales

Se quitaron ya que no era necesarias para este proyecto

Title	
CHpKIT IO	
Size	Document Number
C	Anty A7
Date	Monday, May 11, 2020
Sheet	14 of 14
Row	1